NXP Semiconductors
2026 Campus - SoC DFT Engineer
What's your preference?
Job Description
- Req#: R-10059121
- Participate in DFT feature and architecture definition for complex SOC
- Implement DFT logic/circuit including SCAN, Boundary SCAN, MBIST, Analog Macro test logic
- Generate DFT related timing constraints and support timing closure with backend engineer
- DFT test patterns generation, simulation and debug
- Bachelor or master degree, majoring in microelectronics, electronic engineering , computer science or related
- Good knowledge of digital IC design
- Good knowledge of DFT knowledge such as Scan/ATPG, MBIST and boundary scan is a plus
- Good knowledge of Verilog HDL
- Strong commitment to schedule and work quality, good team player
- Good English capabilities
Responsibilities:
Requirements:
About the company
NXP Semiconductors NV is an American Dutch semiconductor manufacturer with headquarters in Eindhoven, Netherlands And Austin .
Notice
Talentify is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, or protected veteran status.
Talentify provides reasonable accommodations to qualified applicants with disabilities, including disabled veterans. Request assistance at accessibility@talentify.io or 407-000-0000.
Federal law requires every new hire to complete Form I-9 and present proof of identity and U.S. work eligibility.
An Automated Employment Decision Tool (AEDT) will score your job-related skills and responses. Bias-audit & data-use details: www.talentify.io/bias-audit-report. NYC applicants may request an alternative process or accommodation at aedt@talentify.io or 407-000-0000.