This job is now closed
Job Description
- Req#: JR0254576
Job Details:
Job Description:
We are looking for highly passionate new talents to work on industry leading DDR PHY design as Logic Design Engineer. You will be contributing to Intel family of products on the latest process and create the world-changing technology. You will be responsible for: Internal IP RTL design/development Implement new features, change requests and improvements on existing features for the IP. Drive and ensure IP handoff quality assurance and compliance. Define power intent strategy, handling of signals crossing power planes and clock domains; along with other FE collateral for integration. Perform design exercise, collaborate with verification and structural design teams for functional/feature/integration validation and physical design implementation. Perform FE Quality checks in various logic design aspect ranging from RTL static checks to RTL synthesizability check, timing/power convergence, netlist quality check, Formal Equivalent Verification and many more.Qualifications:
Candidates should have a minimum of a Bachelor or Master Degree in Electrical and Electronic or Computer Science Engineering. Knowledge in one or more of the following domains: IP/Subsystem architecture, I/O architecture, industry standard high speed bus protocols Industry exposure and knowledge of design methodology Proficient in RTL design using Verilog/System Verilog Knowledge in industry FE/RTL tools and design methodologiesJob Type:
Student / InternShift:
Shift 1 (Malaysia)Primary Location:
Malaysia, PenangAdditional Locations:
Malaysia, KulimBusiness group:
IP Engineering Group's (IPG) vision Build IPs that power Intel's leadership products and power our customer's silicon. We want to attract & retain talent who get joy in building high quality IP and share our core belief that IP is fundamental to transforming Intel's silicon design process. IPG's guiding principles will be ensuring Quality (Zero Bugs), Customer Obsession (Delight our Customers) and structured Problem Solving. We are a fearless organization transforming IP development.Posting Statement:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of Trust
N/AWork Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.About the company
Intel's innovation in cloud computing, data center, Internet of Things, and PC solutions is powering the smart and connected digital world we live in.
Notice
Talentify is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, or protected veteran status.
Talentify provides reasonable accommodations to qualified applicants with disabilities, including disabled veterans. Request assistance at accessibility@talentify.io or 407-000-0000.
Federal law requires every new hire to complete Form I-9 and present proof of identity and U.S. work eligibility.
An Automated Employment Decision Tool (AEDT) will score your job-related skills and responses. Bias-audit & data-use details: www.talentify.io/bias-audit-report. NYC applicants may request an alternative process or accommodation at aedt@talentify.io or 407-000-0000.