California Jobs

PHY Design IP Integration Technologist


PayCompetitive
LocationSan Jose/California
Employment typeFull-Time

This job is now closed

  • Job Description

      Req#: 32775021525

      Minimum qualifications : Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. 3 years of experience in analog design, integration, or validation. Experience designing or integrating analog physical interface (PHY) designs (e.g., PCIe, UCIe, or HBM PHYs). Experience with design integration flows and requirements.

      Preferred qualifications : Master's degree or PhD in Electrical Engineering, Computer Engineering, or a related field, or equivalent practical experience. Experience in writing design specifications. Experience in coordinating designs through the entire silicon product lifecycle. Ability to coordinate and execute across multiple cross-functional teams.

      About the job

      Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and innovation.

      As part of the Tensor Processing Unit (TPU) interface design team, you will play a pivotal role in pushing the boundaries of technology to improve the performance and power of our TPUs. You will drive the selection, integration, and execution of our high-speed IO Design Intellectual Property (IP). In this highly cross-functional role, you will be tasked with specifying and meeting the technical requirements and coordinating all aspects of the IP integration across all phases of the silicon lifecycle.

      The ML, Systems, & Cloud AI (MSCA) organization at Google designs, implements, and manages the hardware, software, machine learning, and systems infrastructure for all Google services (Search, YouTube, etc.) and Google Cloud. Our end users are Googlers, Cloud customers, and the billions of people who use Google services around the world.

      We prioritize security, efficiency, and reliability across everything we do - from developing our latest TPUs to running a global network, while driving towards shaping the future of hyperscale computing. Our global impact spans software and hardware, including Google Cloud's Vertex AI, the leading AI platform for bringing Gemini models to enterprise customers.

      Salary range : The US base salary range for this full-time position is $132,000-$189,000 plus bonus, equity, and benefits. Salary ranges are determined by role, level, and location. Individual pay within the range depends on work location, skills, experience, and education. Your recruiter can share more about the specific salary range for your preferred location during the hiring process. Please note that listed compensation reflects the base salary only, excluding bonus, equity, or benefits. Learn more about benefits at Google.

      Responsibilities

      • Contribute to Physical Layer Device Design IP selection and procurement.
      • Own Physical Design, IP planning, and roadmap definition.
      • Drive pre-silicon integration of PHY Design IPs.
      • Coordinate Physical Design IP requirements with cross-functional teams (e.g., Design, Verification, Physical Design, DFT, and Post-Silicon).
      • Assist in post-silicon bring-up and validation of Physical IP designs.
      #J-18808-Ljbffr
  • About the company

Notice

Talentify is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, or protected veteran status.

Talentify provides reasonable accommodations to qualified applicants with disabilities, including disabled veterans. Request assistance at accessibility@talentify.io or 407-000-0000.

Federal law requires every new hire to complete Form I-9 and present proof of identity and U.S. work eligibility.

An Automated Employment Decision Tool (AEDT) will score your job-related skills and responses. Bias-audit & data-use details: www.talentify.io/bias-audit-report. NYC applicants may request an alternative process or accommodation at aedt@talentify.io or 407-000-0000.