This job is now closed
Job Description
- Req#: JR0260914
- Perform physical design implementation of custom IP from RTL to GDS to create a design database that is ready for manufacturing.
- Conduct all aspects of the physical design flow including synthesis, place and route, clock tree synthesis, floor planning, static timing analysis, power/clock distribution, reliability, and power and noise analysis.
- Conduct verification and signoff including formal equivalence verification, static timing analysis, reliability verification, static and dynamic power integrity, layout verification, electrical rule checking, and structural design checking.
- Analyze results and makes recommendations to fix violations for current and future product architecture.
- Utilize expertise in various aspects of structural and physical design, including physical clock design, timing closure, coverage analysis, multiple power domain analysis, placing, routing, synthesis, and DFT using industry standard EDA tools.
- Optimize design to improve product level parameters such as power, frequency, and area. Participates in the development and improvement of physical design methodologies and flow automation.
- Excellent communication: Expected to drive clarity across partners, managers.
- Excellent teamwork: With a relatively small team, we need everyone to help however and wherever they can.
- Strong analytical and problem solving skills with the ability to independently draw conclusions.
- Bachelors degree in Electrical Engineering, Computer Engineering or related technical field with 4+ years experience OR a Masters degree in in Electrical Engineering, Computer Engineering or related technical field and 3+ years of related experience OR a PhD in Electrical Engineering, Computer Engineering or related technical field.
- Strong Knowledge of the RTL to GDS flow design cycle
- Experience with floorplanning, pin placement, clocking and timing analysis, synthesis, DRC/LVS, equivalence check, power estimation, etc.
- Proven experience in IC tape-outs.
- Using one or more of the following industry standard EDA tools: Fusion Compiler (or DC/ICC), Primetime-SI, PrimePower, Conformal/Formality, IC Validator/Calibre, RedHawk, etc.
- Experience with one or more of the following scripting languages TCL, Perl, Shell, or Python.
- Expertise in Static Timing Analysis (STA) and timing constraint SDC development.
- Experience with development or customization of flows.
- Understanding of Verilog RTL development and integration, micro-architecture, timing constraints, UPF, Design for Test techniques, etc.
- Ability to work through technology challenges and physical implementation issues associated with high-performance design implementations.
- Knowledge of ATPG and scan insertion flows.
Job Details:
Job Description:
Do Something Wonderful!
Intel put the Silicon in Silicon Valley. No one else is this obsessed with engineering a brighter future. Every day, we create world changing technology that enriches the lives of every person on earth. So, if you have a big idea, let’s do something wonderful together. Join us, because at Intel, we are building a better tomorrow. Want to learn more? Visit our YouTube Channel or the links below!
Intel is shaping the future of technology to help create a better future for the entire world. Our work in pushing forward fields like AI, analytics, and cloud-to-edge technology is at the heart of countless innovations. With a career at Intel, you'll have the opportunity to use technology to power major breakthroughs and create enhancements that improve our everyday quality of life. Join us and help make the future more wonderful for everyone.
The Intel Toronto office is dedicated to designing SerDes IP for use by customers that require flexible protocol support in addition to best-in-class performance and power. We have a long track record of silicon success over multiple technology nodes.
We are looking for the right person to take a Physical Design Engineering role to help develop next-generation high-speed SerDes IP.
The key responsibilities of this person include the following:
The Physical Design Engineer should possess the following attributes:
Qualifications:
You must possess the below minimum qualifications to be initially considered for this position and preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates:
What we need to see (Minimum Qualifications):
How to Stand out (Preferred Qualifications):
Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research.
Job Type:
Experienced HireShift:
Shift 1 (Canada)Primary Location:
Canada, TorontoAdditional Locations:
Business group:
IP Engineering Group's (IPG) vision Build IPs that power Intel's leadership products and power our customer's silicon. We want to attract & retain talent who get joy in building high quality IP and share our core belief that IP is fundamental to transforming Intel's silicon design process. IPG's guiding principles will be ensuring Quality (Zero Bugs), Customer Obsession (Delight our Customers) and structured Problem Solving. We are a fearless organization transforming IP development.Posting Statement:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of Trust
N/AAnnual Salary Range for jobs which could be performed in Canada
CAD 105,740.00-158,680.00Salary range dependent on a number of factors including location and experience.
Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.Canada Accommodation:
Intel is committed to a culture of accessibility. Intel provides accommodations to applicants and employees with disabilities. Find information and request accommodation here.
About the company
Intel's innovation in cloud computing, data center, Internet of Things, and PC solutions is powering the smart and connected digital world we live in.
Notice
Talentify is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, or protected veteran status.
Talentify provides reasonable accommodations to qualified applicants with disabilities, including disabled veterans. Request assistance at accessibility@talentify.io or 407-000-0000.
Federal law requires every new hire to complete Form I-9 and present proof of identity and U.S. work eligibility.
An Automated Employment Decision Tool (AEDT) will score your job-related skills and responses. Bias-audit & data-use details: www.talentify.io/bias-audit-report. NYC applicants may request an alternative process or accommodation at aedt@talentify.io or 407-000-0000.