Job Description

Please Note:

To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period.

Advancing the World's Technology Together

Our technology solutions power the tools you use every day—including smartphones, electric vehicles, hyperscale data centers, IoT devices, and more. Here, you'll have the opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what's possible and powering the future.

We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We're dedicated to empowering people to be their true selves. Together, we're building a better tomorrow for our employees, customers, partners, and communities.

What You'll Do

We are seeking experienced technologists to independently research and explore future logic technology paths, capabilities, and applications through design/system-technology optimization.

The candidate will be a key technical member of the Logic Pathfinding Lab, part of Samsung Semiconductor Inc (SSI) in San Jose. They will join a team of experts in researching and evaluating advanced technology options, and assist in knowledge and technology transfer to the Samsung Logic Technology Development (TD) in Korea. The role involves researching and evaluating new device architectures, materials, and integration schemes through chip design metrics to meet the needs of sub-3nm technology nodes.

The candidate should have a strong background in block-level PPA analysis and standard cell library development. Excellent communication skills and the ability to collaborate with and guide multiple organizations, including research consortia, are essential for developing internal benchmarking needed for technology roadmaps.

Location: Daily onsite presence at our San Jose office/headquarters in alignment with our Flexible Work policy.

Job ID: 42549

• Develop and analyze new CMOS and beyond-CMOS device architectures, including materials and integration schemes.
• Build internal benchmarking capabilities based on available data, modeling, and learnings from multiple sources, and create assessments for internal R&D teams.
• Develop realistic device-level PPAC (power, performance, area, and cost) analyses for new technology options.

What You Bring

• PhD in Electrical Engineering, Mechanical Engineering, Chemical Engineering, Materials Science and Engineering, or related fields, with 15+ years of industry experience.
• Conceptualize, design, and assess new CMOS device architectures and logic structures involving new device materials and process integration.
• Hands-on experience with EDA tools for device and process modeling.
• Expertise in applying Machine Learning algorithms to accelerate and improve TCAD modeling.
• Deep knowledge of device physics for 3D logic structures, including emerging beyond-CMOS devices.
• Develop speculative integration flows and assess risks.
• Deep understanding of requirements for low-power, high-performance, embedded memory applications.
• Experience in designing and optimizing advanced logic and memory standard cells.
• Inclusive mindset, adaptable to diverse global norms.
• Curious and resilient learner, data-driven approach to challenges.
• Collaborative, relationship-builder, supportive, and open to new approaches.
• Innovative, creative, proactive in exploring new ideas, and adaptable to change.

Skills

• Experience in developing new CMOS device architectures.
• Understanding of FEOL, MOL, and BEOL process flows.
• Designing logic test structures and using process emulators.
• Device reliability assessment experience.
• Guiding research consortia funded by industry and academia in device exploration.

#LI-KD1

What We Offer

The pay range below applies to all roles at this level across all US locations and functions. Actual pay depends on factors such as role, location, knowledge, skills, experience, education, and training. We offer incentive opportunities based on individual and company performance, along with comprehensive benefits focused on employee wellbeing, including Medical/Dental/Vision/401k, and inclusive rewards plans that support your whole self. Investing in your future means investing in ours.

Additional benefits include charitable giving matches, paid time off, family support stipends, mental health resources, fitness facilities, and flexible work arrangements.

Base Pay Range: $214,060—$341,940 USD

Equal Opportunity Employment Policy

Samsung Semiconductor is committed to an inclusive environment where all individuals feel valued and empowered, regardless of race, ethnicity, ancestry, genetic information, marital status, political affiliation, veteran status, or other protected characteristics. We prioritize talent, humility, kindness, and dedication, and provide accommodations for candidates with disabilities or special needs throughout our recruiting process.

Recruiting Agency Policy

We do not accept unsolicited resumes. Only authorized recruitment agencies with current agreements with Samsung Semiconductor, Inc. may submit resumes for our openings.

Covid-19 Policy

To ensure safety, we encourage vaccination and may require it depending on job functions. Visiting our offices or attending events involves health questionnaires and possibly weekly COVID testing. Policies are subject to change based on public health guidance.

Applicant Privacy Policy

#J-18808-Ljbffr