NVIDIA · Durham, North Carolina, US

Senior ASIC Verification Engineer

OpenFull-timePay not stated

Open — NVIDIA has a posting for this job. Posted 30 Oct 2026.

This posting

Posted 30 Oct 2026 · Full-time · Pay not stated

Apply on the employer's site

Opens nvidia.wd5.myworkdayjobs.com. Talentify has not checked who owns that address. You apply there — Talentify never asks for an account or a CV.

Job alerts

Get jobs like this by email

Talentify emails you Senior ASIC Verification Engineer jobs in Durham, North Carolina.

About this job

NVIDIA is seeking elite ASIC Verification Engineers to verify the design and implementation of the world’s leading GPUs. This position offers the opportunity to have real impact in a dynamic and technology-focused company, with your work influencing product lines ranging from consumer graphics to artificial intelligence. We have crafted a team of extraordinary people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing.

In this position, you will help to build the high-performance processor elements that implement programmable compute and graphics functionality.

What you'll be doing:

As a key member of our ASIC Verification team, you will:

  • Verify the design and implementation of the industry's leading GPUs.
  • Be responsible for verification of the ASIC design, architecture, golden models, and micro-architecture using advanced verification methodologies such as UVM or equivalent experience.
  • Understand the design and implementation of your unit, define the verification scope, develop the verification infrastructure, and verify the correctness of the design.
  • Collaborate with architects, designers, and pre-/post-silicon verification teams to accomplish your tasks.

What we need to see:

  • Bachelor’s Degree in EE, CS, or CE; or equivalent experience.
  • 5+ years of relevant experience.
  • Background in verification using random stimulus, along with functional coverage and assertion-based verification methodologies.
  • Experience with design and verification tools (VCS or equivalent simulation tools; debug tools like Debussy, GDB).
  • Experience in crafting test bench environments for unit- and system-level verification.
  • Expertise in SystemVerilog or similar HVL.
  • C++ programming language experience, including a strong understanding of object-oriented programming principles, data structures, and algorithms.
  • Good working knowledge of the fundamentals of computer architecture and digital design.
  • Excellent debugging and analytical skills.
  • Prior experience with processor pipeline verification is desirable.

#LI-Hybrid

Your base salary will be determined based on your location, experience, and other objective job-related factors. The expected base salary ranges for this position are:
136,000 USD – 218,500 USD for Level 3; and 168,000 USD – 264,500 USD for Level 4.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until November 3, 2026.

This posting is for an existing vacancy.

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Read the full posting

Also open — same job, other postings

More open postings for this job here

Each posting applies separately and lists its own pay.

  • Other posting · Req US-NC-Durham · Posted 30 Oct 2026

    Pay not stated

    Apply

If the main posting closes, the newest of these takes its place and this page stays open.

Also open

Also open at NVIDIA

NVIDIA's other jobs that have a page here. Each page says open or closed for itself.

This page remembers. 3 postings recorded.

3 postings recorded.computed from 8 events, 2026-10-31 to 2026-11-02.