Aversan
FPGAs-ASICs Verification Engineers
This job is now closed
Job Description
- Req#: 16057373
- Develop SystemVerilog (or VHDL) test benches for the verification of ASICs or FPGAs;
- Apply the various techniques and approaches of the Universal Verification Methodology (UVM);
- Contribute to the development of the test infrastructure;
- Document and report problems found to designers and assist them in identifying the source of the problems;
- Support laboratory testing.
- Experience in writing test benches in SystemVerilog.
- Knowledge of VHDL sufficient to navigate through an existing design.
- Knowledge of UVM validation environments.
- Knowledge of Mentor Graphics' QuestaSim digital simulator.
- Knowledge of the Linux environment, scripting languages (Shell, Tcl, Python, "makefile").
- Familiarity with testbed automation techniques (Jenkins)
- Knowledge of source code management techniques (SVN, GIT).
- Bachelor's degree in electrical engineering, computer engineering or equivalent.
- 7 years plus experience in digital verification.
- Good interpersonal communication and teamwork skills.
- Good oral and written communication skills in French and English.
- Familiarity with Agile and Jira development methods.
- Multitasking ability.
Senior FPGA Verification Engineer
Location: Remote
Tasks:
Required Qualifications:About the company
A trusted turn-key partner in the development of embedded systems, health technology and advanced IT.Access to the right engineering staff and embedded con
Notice
Talentify is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, or protected veteran status.
Talentify provides reasonable accommodations to qualified applicants with disabilities, including disabled veterans. Request assistance at accessibility@talentify.io or 407-000-0000.
Federal law requires every new hire to complete Form I-9 and present proof of identity and U.S. work eligibility.
An Automated Employment Decision Tool (AEDT) will score your job-related skills and responses. Bias-audit & data-use details: www.talentify.io/bias-audit-report. NYC applicants may request an alternative process or accommodation at aedt@talentify.io or 407-000-0000.